Difference between revisions of "GPU Driver Internals"
Jump to navigation
Jump to search
(Created page with "This page will detail the internals of various GPU drivers for use with I/O Virtualization. == i915 == === Scheduling === ==== Execlist ==== ==== GuC ==== === Memory Management === ===== GTT (Graphics Translation Table) ===== ===== PPGTT (Per Process Graphics Translation Table) ===== ====== Aliasing PPGTT ====== ====== Real PPGTT ====== == OpenRM == == amdgpu == == Citations (Talks and Reading Material) == #[https://01.org/linuxgraphics/documentation/hardware...") |
(→OpenRM) |
||
| Line 5: | Line 5: | ||
=== Scheduling === | === Scheduling === | ||
==== | ==== In-VM Scheduling ==== | ||
==== | ===== vExeclist ===== | ||
===== vGuC ===== | |||
==== Between-VM Scheduling ==== | |||
=== Memory Management === | === Memory Management === | ||
===== i915 Clients ===== | |||
===== GTT (Graphics Translation Table) ===== | ===== GTT (Graphics Translation Table) ===== | ||
| Line 20: | Line 26: | ||
== OpenRM == | == OpenRM == | ||
=== Scheduling === | |||
==== In-VM Scheduling ==== | |||
===== gpu-mgr ===== | |||
==== Between-VM Scheduling ==== | |||
===== nvidia.ko ===== | |||
=== Memory Management === | |||
===== RM Clients ===== | |||
== amdgpu == | == amdgpu == | ||
Revision as of 20:14, 9 December 2022
This page will detail the internals of various GPU drivers for use with I/O Virtualization.
i915
Scheduling
In-VM Scheduling
vExeclist
vGuC
Between-VM Scheduling
Memory Management
i915 Clients
GTT (Graphics Translation Table)
PPGTT (Per Process Graphics Translation Table)
Aliasing PPGTT
Real PPGTT
OpenRM
Scheduling
In-VM Scheduling
gpu-mgr
Between-VM Scheduling
nvidia.ko
Memory Management
RM Clients
amdgpu
Citations (Talks and Reading Material)
- Intel Graphics Programmer's Reference Manuals (PRM)
- i915: Hardware Contexts (and some bits about batchbuffers)
- i915: The Global GTT Part 1
- i915: Aliasing PPGTT Part 2
- i915: True PPGTT Part 3
- i915: Future PPGTT Part 4 (Dynamic page table allocations, 64 bit address space, GPU "mirroring", and yeah, something about relocs too)
- i915: Security of the Intel Graphics Stack - Part 1 - Introduction
- i915: Security of the Intel Graphics Stack - Part 2 - FW <-> GuC